Modern wireless communication systems require efficient channel equalizer implementations. This paper explores the design space of reduced-state sequence estimation (RSSE). We show how the concept of pre-computation can be applied to greatly reduce computational complexity, such that efficient RSSE architectures can be derived. As a proof of concept, an RSSE was implemented in dedicated hardware, that achieves a 1.6 times higher hardware efficiency when compared to prior art.
INTRODUCTION
Inter-symbol interference (ISI) is a challenging problem in many wireless communication systems. The strong impact of ISI due to multipath propagation or narrow bandwidth (e.g., 2G-GSM bandwidth is narrower than corresponding symbol rate) can cause severe signal distortion, which requires sophisticated equalization approaches. Maximum likelihood sequence estimation (MLSE), based on the Viterbi algorithm, is the optimum solution for channel equalization and signal detection. Unfortunately, the computational complexity of MLSE grows exponentially with the number of bits per symbol and with the delay spread of the multipath channel. The combination of a high modulation order and long channels renders MLSE infeasible in modern wireless systems.
A sub-optimal Viterbi equalizer that can achieve close-to-MLSE performance 1 at significantly lower complexity is reduced-state sequence estimation (RSSE) [2, 3] . Contrary to MLSE where reference signals that correspond to all possible combinations of modulated symbol sequences with channel length L are compared with the received signal, RSSE drastically reduces the number of candidate symbol sequences by applying symbol partitioning and decisionfeedback with early decisions (cf. Sec. 2). Since the generation of the reference signals is the most complex part of MLSE, the reduction of candidate symbol sequences with RSSE directly translates to a reduction of corresponding implementation complexity. Unfortunately, even RSSE complexity is still huge when supporting high modulation orders. Hence, dedicated hardware is required to achieve high throughput or to achieve hardware and energy efficient solutions, as desired for mobile devices.
So far, VLSI implementations for RSSE have only been published for the specific application of Ethernet with trellis-coded modulation [4] [5] [6] , where only costly fully-parallel architectures for very high throughput have been considered. A VLSI implementation of a delayed-decision feedback sequence estimator (DDFSE), a special case of RSSE, for 2.5G EDGE and for 2.75G Evolved EDGE (E-EDGE) [7] has been published in [8] and [9] , respectively. However, in literature there is a lack of RSSE design space exploration for systems with moderate throughput requirements using higher order modulation. Especially, the impact of algorithm and architectural choices on implementation complexity can be crucial in systems that rely on efficient VLSI implementations, such as modern wireless mobile receivers.
In this paper, we explore the design space for non-fully parallel Viterbi equalizers. We apply the pre-computation approach presented in [9] for DDFSE to the more general RSSE. The presented design space exploration allows for efficient VLSI architectures tailored to given design constraints. As a proof of concept, an efficient VLSI implementation of RSSE for E-EDGE is presented and measurement results of the design are compared to prior art.
SYSTEM MODEL AND ALGORITHM
Throughout this paper, the following baseband transmission model is considered:
A block of modulated symbols s k is impaired by a multipath channel with impulse response h k of length L. The symbols are further disturbed by complex additive white Gaussian noise n k , resulting in complex-valued samples at symbol rate, denoted as r k . It is assumed that an estimateĥ k of the channel impulse response (CIR) is available at the receiver. With MLSE, based on the r k , the most probable transmitted sequence is efficiently found with the Viterbi algorithm in the logarithmic domain by searching the best path through a trellis. The states of this trellis correspond to all possible combinations of the L − 1 modulated symbols in the channel memory, defined as the vectorst.
Whenever different paths merge into a statest, the best path is selected based on a path metric which is the sum of the branch metric of the incoming branch Γ(st−1,st) and the state metric of the predecessor state A(st−1). The branch metric is defined as
with the symbolss t−(L−1) . . .st−1 defined by statest−1, and symbolst defined by the branch between statesst−1 andst. The new state metric is given as the minimal metric of all paths merging into the statest
where χ(st) is the set of all predecessor states ofst. The branch associated with the smallest metric is denoted as the winning branch and once the end of the trellis is reached, the symbols corresponding to the ML solution are found by tracing back through the trellis along the winning branches. The number of trellis states is given by
where Q is the number of bits per symbol and M = 2 Q is the size of the symbol alphabet (or modulation order). The computational complexity of MLSE is proportional to the number of trellis states, which grows exponentially in Q and L. Therefore, it becomes prohibitively large for a typical channel length of L = 8 and modulation order M > 2, as used e.g., in E-EDGE.
Reduced-State Sequence Estimation
Compared to MLSE, the RSSE algorithm reduces the number of trellis states by dividing the symbol alphabet into subsets and defining the trellis on these subsets. The division of the M symbols into J subsets is optimally chosen such that the Euclidean distance of symbols within the same subset is maximal (e.g., through Ungerboeck partitioning [10] ). Whenever a surviving path is selected, a decision within the subset is done immediately, but the selection among subsets is postponed. Each state keeps a list of surviving symbols such that the branch metric of (2) can be calculated. The trellis state is no longer defined by the past L − 1 symbols but by the subsets corresponding to these symbols. Thus, the number of trellis states is reduced to
where J k is the number of subsets considered for the symbol k time steps in the past. To have a well-defined trellis, the numbers of subsets J k must be non-increasing (i.e., J1 ≥ J2 ≥ J3 etc.) and a decrease in J k must be achieved by merging subsets. Restricting J k to powers of two makes the algorithm more suitable for implementation. Choosing J1 < M leads to P = M J 1 parallel branches leading from one state to the next as depicted in the example in Fig. 1 for M = 4, J1 = 2 and J2 = 2.
DDFSE corresponds to the special case where
Choosing D = 0 results in a decision feedback equalizer and D = L − 1 in the MLSE. Especially in communication systems with large M , DDFSE implementations are usually only feasible with D = 1, because the complexity with D = 2 is already huge. With RSSE instead, the J k can be chosen more freely, to allow for a much more fine-grained adjustment of the performance-complexity trade-off. In the following section we will describe the design space and efficient RSSE realizations, given a certain configuration of the J k , in order to find most suitable hardware architectures for specific design constraints.
DESIGN SPACE EXPLORATION
In contrast to Viterbi decoding, the branch metric computation (2) is the most computationally intensive part of a Viterbi equalizer [11] . Especially the computation of the reference signals requires many expensive complex-valued multiplications. These can be split into two parts according to
The partial reference signals es and e b depend only on the symbols associated with the statest−1 and the branch corresponding tō st, respectively. Although each of the N M different e(st−1,st) is unique, they all can be computed by adding one of the N statedependent es and one of the M branch-dependent e b .
In fully-parallel implementations, all reference signals have to be computed concurrently. When the completion of a trellis stage takes several cycles, however, more efficient computation schemes can be derived by applying pre-computation and storing the different incarnations of e b or es. The stored partial reference signals are simply combined by addition to generate the final e(st−1,st) according to (6) . It has been shown in [9] for the case of a DDFSE that the number of multiplications can be drastically reduced by precomputation of es. In the following we discuss the trade-off between computational and storage complexity for the more general case of RSSE and include also the possibility of pre-computing e b .
Trade-Off between Computational and Storage Complexity
In the following analysis we assume that the state metric update (3) of a statest is completed before the metric of the next state is updated. This requires that the branch metrics of all branches arriving at the current state are computed by combining the corresponding es and e b . Every state metric update requires a combination of different es and e b , but the same es and e b are used several times. Hence, whenever the partial reference signals are reused, they must be either recomputed or loaded from a memory.
When no pre-computation is applied, both partial reference signals must be calculated for all branches of a trellis stage, resulting in Applying a pre-computation strategy for the es requires a memory capacity of J1 words to store the es corresponding to all predecessor states of a statest. In this way, every es needs to be calculated only once. In the example of Fig. 1 (J1 = 2) , pre-computation of es for the two statess Having the es of all predecessor states stored has the advantage that an e b of a given symbol can be used for all branches that connect to the different predecessor states, before a new e b is calculated. This reduces the number of multiplications for e b from N M to N P . The total number of multiplications for the case of J1 pre-computed es is thus given by
Conversely, the e b can be pre-computed such that all e b need to be computed only once. This reduces the number of multiplications for e b from M N to M . To achieve this, all P parallel branches must be pre-computed and stored. The availability of the e b for all parallel branches has the advantage that the same es can be used for all P parallel branches before a new es is computed, reducing the number of multiplications for es from N M (L − 1) to N J1(L − 1). The total number of multiplications per stage can be reduced to
by providing a storage capacity for P words. When the two pre-computation strategies are combined, all es and e b must be calculated only once. To this end, the e b of all possible M symbols must be pre-computed and stored in memory. Furthermore, the es of J1 states must be available in memory. By providing a storage capacity of J1 + M words, the number of multiplications can be reduced to
The trade-off between storage and computational complexity for the four strategies discussed above is visualized in Fig. 2 for an example trellis with N = 8 states, M = 16, and a CIR of length L = 4. This setup allows for three different RSSE configurations, i.e., (8/1/1), (4/2/1), and (2/2/2) for (J1/J2/J3). While the selection of the configuration is subject to algorithmic evaluations, the most suitable hardware architecture for each configuration can be found by considering the options of Fig. 2 . The figure illustrates that with our presented pre-computation approach the number of multiplications per trellis stage can be greatly reduced from 512 (C full ) down to 40 (C comb ). Since storage and computational complexity are two independent optimization criteria, there are many Pareto optimal solutions. However, a visualization of the trade-off helps to find the most suitable solution for a given design goal.
RSSE IMPLEMENTATION FOR EVOLVED EDGE
In order to show the suitability of our design-space exploration for VLSI implementation, we have implemented an RSSE solution for a 2.75G E-EDGE baseband transceiver in dedicated hardware. To this end, the implemented RSSE supports GMSK, 8PSK, 16QAM and 32QAM modulation, and processes 2 trellises of 58 symbols per GSM burst (cf., [12] ).) For 16QAM and 32QAM, the RSSE is configured (4/2/2) with 16 trellis states, and for 8PSK and GMSK modulation the RSSE is configured (2/2/2) with 8 states. Simulations have shown that these RSSE configurations provide close-to-MLSE performance for the different modulation types when applying a channel shortening filter [1] in front of the RSSE.
As storage requirements for a 16-state trellis are fairly low, the combined pre-computation approach was chosen and the es of all 16 predecessor states and the e b of all 32 possible symbols are precomputed (cf. Sec. 3). Thus, the number of multiplications per trellis stage has been greatly reduced from 4096 (no pre-computation) to 144 at the cost of a storage capacity of 48 pre-computed words.
VLSI Architecture
A block diagram of the corresponding RSSE architecture is depicted in Fig. 3 . Inputs to the block are the estimated CIR and the received samples at symbol rate. In a first step, all es and e b are pre-computed. Then, corresponding es and e b are summed up to reference signals which are subtracted from the received signal r k . The branch metric computation (2) is completed by calculating the square of the absolute value. For all calculated branch metrics Γ(st−1,st), the ACS unit adds the state metric A(st−1) of the corresponding predecessor state to get the path metric and determines In order to optimize the area utilization of our design, the multipliers for the pre-computation are reused for the calculation of Euclidean distances. To achieve the required throughput at our target clock frequency of 52 MHz, 9 real-valued multipliers are employed which can be either used for 3 complex-valued multiplications 2 or for 4 squaring operations.
Several storage elements in our architecture require parallel access to four words in the same clock cycle. Thus, they are realized most efficiently with flip-flop arrays. The large decision memory as well as the two memories used for the storage of survivor symbols are realized with single-port RAMs, in order to save silicon area.
The design has been manufactured in a 0.18µm CMOS technology and a chip photograph is depicted in Fig. 5 . It has been measured on a digital tester to run at a clock frequency of 124 MHz. The clock frequency required to achieve the target throughput is more than two times lower. This cycle-time headroom provides the possibility to scale down the supply voltage for power savings. Table 1 compares our design with the only previously published 2.75G detector [8] . The performance in terms of bit-error rate (BER) of the implemented algorithms is comparable, as can be seen in Fig. 4 , and the implementation loss of our design is within 0.2 dB. It has already been shown in [13] for EDGE with 8PSK, that RSSE requires less states than DDFSE to achieve the same BER performance. When employing a hardware efficiency measure defined by the area in gate equivalents (GE) divided by the maximal throughput, our solution shows an efficiency gain of 1.6 when compared to the other E-EDGE solution based on DDFSE. 
CONCLUSIONS
Modern wireless communication receivers require high-performance channel equalizer solutions that meet the (moderate) throughput requirements at reasonably low complexity. RSSE is a suitable candidate that allows for a multitude of algorithmic and architectural realizations. To this end, the concept of pre-computation enables a significant reduction of computational complexity at the cost of a small amount of storage capacity in RSSE implementations. The efficiency of RSSE architectures with pre-computation has been shown with our measured ASIC implementation of a 2.75G channel equalizer, that achieves a 1.6 times higher hardware efficiency, when compared to a corresponding DDFSE design with similar performance.
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